## **Amendments to the Claims**

Claims 1-56 (Canceled).

57. (Currently Amended): A field effect transistor comprising:

a pair of source/drain regions having a channel region positioned there between; and

63

a gate positioned operatively proximate the channel region, the gate comprising semiconductive material conductively doped with at least one of a p-type or n-type conductivity enhancing impurity effective to render the semiconductive material electrically conductive, a silicide layer and a conductive diffusion barrier layer <u>material</u> effective to restrict diffusion of p-type or n-type conductivity enhancing impurity, the conductive diffusion barrier layer <u>material</u> comprising at least two of  $W_xN_y$ ,  $TiO_xN_y$  and  $TiW_xN_y$ .

- 58. (Currently Amended): The transistor of claim 57 wherein the conductive diffusion barrier layer <u>material</u> comprises  $W_xN_y$  and  $TiW_xN_y$ .
- 59. (Currently Amended): The transistor of claim 57 wherein the conductive diffusion barrier layer <u>material</u> comprises  $TiO_xN_y$  and  $TiW_xN_y$ .
- 60. (Currently Amended): The transistor of claim 57 wherein the conductive diffusion barrier layer <u>material</u> is formed over the silicide layer.

61. (Currently Amended): The transistor of claim 57 wherein the silicide layer is formed over the conductive diffusion barrier layer <u>material</u>.

## 62. (Currently Amended): Integrated circuitry comprising:

a substrate comprising a field effect transistor including a gate, a gate dielectric layer, source/drain regions and a channel region received within a common cross section of the substrate; the gate comprising gate semiconductive material conductively doped with a conductivity enhancing impurity of a first type and a conductive diffusion barrier layer material effective to restrict diffusion of first or second type conductivity enhancing impurity; and

insulative material received proximate the gate within the common cross section, a contact structure extending through the insulative material to the gate within the common cross section, the contact structure including semiconductive material provided in electrical connection with the gate, the semiconductive material provided through the insulative material within the common cross section being conductively doped with a conductivity enhancing impurity of a second type, the conductive diffusion barrier layer material of the gate being provided between the gate semiconductive material and the semiconductive material provided through the insulative material within the common cross section.

63. (Previously Presented): The integrated circuitry of claim 62 wherein the first type is n and the second type is p.

6

E3

- 64. (Previously Presented): The integrated circuitry of claim 62 wherein the first type is p and the second type is n.
- 65. (Previously Presented): The integrated circuitry of claim 62 wherein the gate also comprises a conductive silicide.
- 66. (Currently Amended): The integrated circuitry of claim 65 wherein the silicide and the conductive diffusion barrier layer <u>material</u> comprise the same metal.
- 67. (Currently Amended): The integrated circuitry of claim 62 wherein the semiconductive material within the insulating material contacts the conductive diffusion barrier layer <u>material</u> of the gate.
- 68. (Currently Amended): The integrated circuitry of claim 62 wherein the semiconductive material within the insulating material does not contact the conductive diffusion barrier layer <u>material</u> of the gate.
- 69. (Previously Presented): The integrated circuitry of claim 62 wherein the gate also comprises a conductive silicide, the semiconductive material within the insulating material contacting the silicide.

- 70. (Currently Amended): The integrated circuitry of claim 62 wherein the conductive diffusion barrier layer <u>material</u> is received over the gate semiconductive material, and the semiconductive material within the insulating material is received over the gate.
- 71. (Previously Presented): The integrated circuitry of claim 62 wherein the insulative material comprises an opening within which the semiconductive material therein has been provided, the opening being substantially void of any conductive diffusion barrier layer material.
- 72. (Currently Amended): The integrated circuitry of claim 62 wherein the conductive diffusion barrier layer <u>material</u> comprises a material selected from the group consisting of  $W_xN_y$ ,  $TiO_xN_y$ , and  $TiW_xN_y$ , and mixtures thereof.
  - 73. (Currently Amended): The integrated circuitry of claim 72 wherein the conductive diffusion barrier layer <u>material</u> comprises  $W_xN_y$ .
  - 74. (Currently Amended): The integrated circuitry of claim 72 wherein the conductive diffusion barrier layer <u>material</u> comprises  $TiO_xN_y$ .
  - 75. (Currently Amended): The integrated circuitry of claim 72 wherein the conductive diffusion barrier layer <u>material</u> comprises  $TiW_xN_y$ .

8

MI22\1577\M13.doc

## Claims 76 and 77 (Canceled).

- 78. (Currently Amended): The integrated circuitry of claim 65 wherein the conductive diffusion barrier layer material is formed over the silicide layer.
- 79. (Currently Amended): The integrated circuitry of claim 65 wherein the silicide layer is formed over the conductive diffusion barrier layer <u>material</u>.
- 80. (Previously Presented): The integrated circuitry of claim 62 wherein the gate includes opposing sidewalls in at least one cross section, the contact structure have opposing sidewalls in the one cross section, at least one of the contact structure sidewalls not aligning with either of the opposing sidewalls of the gate in the one cross section.
- 81. (Previously Presented): The integrated circuitry of claim 62 wherein the gate includes opposing sidewalls in at least one cross section, the contact structure have opposing sidewalls in the one cross section, neither of the contact structure sidewalls aligning with either of the opposing sidewalls of the gate in the one cross section.
- 82. (Currently Amended): The integrated circuitry of claim 62 wherein the conductive diffusion barrier layer <u>material</u> comprises at least two of  $W_xN_y$ ,  $TiO_xN_y$  and  $TiW_xN_y$ .

63

- 83. (Currently Amended): The integrated circuitry of claim 82 wherein the conductive diffusion barrier layer <u>material</u> comprises  $W_xN_y$  and  $TiW_xN_y$ .
- 84. (Currently Amended): The integrated circuitry of claim 82 wherein the conductive diffusion barrier layer <u>material</u> comprises  $TiO_xN_y$  and  $TiW_xN_y$ .
- 85. (Currently Amended): The integrated circuitry of claim 62 wherein the gate is defined by a single conductive region consisting of a) the conductively doped semiconductive material of the first type, and b) the conductive diffusion barrier layer <u>material</u>.

E3

- 86. (Currently Amended): The integrated circuitry of claim 85 wherein the conductive diffusion barrier layer <u>material</u> comprises at least two of  $W_xN_y$ ,  $TiO_xN_y$  and  $TiW_xN_y$ .
- 87. (Currently Amended): The integrated circuitry of claim 85 wherein the conductive diffusion barrier layer <u>material</u> comprises  $W_xN_y$  and  $TiW_xN_y$ .
- 88. (Currently Amended): The integrated circuitry of claim 85 wherein the conductive diffusion barrier layer <u>material</u> comprises  $TiO_xN_y$  and  $TiW_xN_y$ .

- 89. (Currently Amended): The integrated circuitry of claim 62 wherein the gate is defined by a single conductive region consisting of a) the conductively doped semiconductive material of the first type, b) the conductive diffusion barrier layer material; and c) a conductive silicide.
- 90. (Currently Amended): The integrated circuitry of claim 89 wherein the conductive diffusion barrier layer material comprising comprises at least two of  $W_x N_y$ ,  $TiO_x N_y$  and  $TiW_x N_y$ .

- 91. (Currently Amended): The integrated circuitry of claim 89 wherein the conductive diffusion barrier layer  $\underline{\text{material}}$  comprises  $W_x N_y$  and  $\text{Ti} W_x N_y$ .
- 92. (Currently Amended): The integrated circuitry of claim 89 wherein the conductive diffusion barrier layer  $\underline{\text{material}}$  comprises  $\text{TiO}_x N_y$  and  $\text{TiW}_x N_y$ .
- 93. (Currently Amended): The field effect transistor of claim 57 wherein the conductive diffusion barrier layer material comprises W<sub>x</sub>N<sub>y</sub> and TiO<sub>x</sub>N<sub>v</sub>.
- 94. (Currently Amended): The integrated circuitry of claim 82 wherein the conductive diffusion barrier layer material comprising at comprises W<sub>x</sub>N<sub>y</sub> and TiO<sub>x</sub>N<sub>v</sub>.

- 95. (Currently Amended): The integrated circuitry of claim 86 wherein the conductive diffusion barrier layer <u>material</u> comprises  $W_xN_y$  and  $TiO_xN_y$ .
- 96. (Currently Amended): The integrated circuitry of claim 90 wherein the conductive diffusion barrier layer  $\underline{\text{material}}$  comprises  $W_x N_y$  and  $\text{TiO}_x N_y$ .

## **Amendments to the Drawings**

A new sheet bearing new Figs. 7 and 8 is submitted herewith. Such figures are the same as Figs. 3 and 4, respectively, but omits layer 18 and refers to the modified fragments as 10b. Such was required by the Examiner, and supported in Applicant's application as filed at p.8, Ins.1 and 2.

Replacement sheets 1 and 2 are also submitted. The only changes appearing therein are to change 1/2 and 2/2 to 1/3 and 2/3, respectively.

MI22\1577\M13.doc 13